

Welcome to IEEE Xplore®

- Home
- What Can I Access?
- Log-out

Tables of Contents

- Journals & Magazines
- Conference Proceedings
- Standards

Search

- By Author
- Basic
- Advanced
- CrossRef

Member Services

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

Enterprise File Cabinet

- Access the IEEE Enterprise File Cabinet



Your search matched **21** of **1138071** documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

thermometer<and>code

 Check to search within this result set**Results Key:**

JNL = Journal or Magazine CNF = Conference STD = Standard

 = Your access to full-text**1 Fat tree encoder design for ultra-high speed flash A/D converters**

Daegyu Lee; Jincheol Yoo; Kyusun Choi; Ghaznavi, J.;
Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on, Volume: 2 , 4-7 Aug. 2002
Pages:II-87 - II-90 vol.2

[Abstract] [PDF Full-Text (307 KB)] IEEE CNF

2 A novel coding scheme for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code

Padoan, S.; Boni, A.; Morandi, C.; Venturi, F.;
Electronics, Circuits and Systems, 1998 IEEE International Conference on, Volume: 2 , 7-10 Sept. 1998
Pages:271 - 274 vol.2

[Abstract] [PDF Full-Text (280 KB)] IEEE CNF

3 A CMOS 6b 400 M sample/s ADC with error correction

Tsukamoto, S.; Endo, T.; Schofield, W.G.;
Solid-State Circuits Conference, 1998. Digest of Technical Papers. 45th ISSCC 1998 IEEE International , 5-7 Feb. 1998
Pages:152 - 153

[Abstract] [PDF Full-Text (616 KB)] IEEE CNF

4 Stability in a long length NbTi CICC

Bottura, L.; Ciotti, M.; Gislon, P.; Spadoni, M.; Bellucci, P.; Muzzi, L.; Turtu, S. Catitti, A.; Chiarelli, S.; della Corte, A.; Di Ferdinando, E.;
Applied Superconductivity, IEEE Transactions on , Volume: 11 , Issue: 1 , Mar

2001
Pages:1542 - 1545

[\[Abstract\]](#) [\[PDF Full-Text \(360 KB\)\]](#) [IEEE JNL](#)

5 A CMOS 6-b, 400-MSample/s ADC with error correction

Tsukamoto, S.; Schofield, W.G.; Endo, T.;
Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 12 , Dec. 1998
Pages:1939 - 1947

[\[Abstract\]](#) [\[PDF Full-Text \(344 KB\)\]](#) [IEEE JNL](#)

6 Low-area on-chip circuit for jitter measurement in a phase-locked Ic

Cazeaux, J.M.; Omana, M.; Metra, C.;
On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International , 12-14 July 2004
Pages:17 - 22

[\[Abstract\]](#) [\[PDF Full-Text \(431 KB\)\]](#) [IEEE CNF](#)

7 A 700M Sample/s 6 b read channel A/D converter with 7 b servo mc

Nagaraj, K.; Martin, D.A.; Wolfe, M.; Chattopadhyay, R.; Pavan, S.; Cancio, J. Viswanathan, T.R.;
Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International , 7-9 Feb. 2000
Pages:426 - 427, 476

[\[Abstract\]](#) [\[PDF Full-Text \(280 KB\)\]](#) [IEEE CNF](#)

8 The design of 8-bit CMOS digital to analog converter

Tan, G.H.; Surparjo, B.S.; Wagiran, R.; Sidek, R.;
Semiconductor Electronics, 2001. Proceedings. ICSE 2000. 2000 IEEE Interna Conference on , 13-15 Nov. 2000
Pages:231 - 234

[\[Abstract\]](#) [\[PDF Full-Text \(200 KB\)\]](#) [IEEE CNF](#)

9 Digitally tuneable on-chip resistor in CMOS for high-speed data transmission

Kyoung-Hoi Koo; Jin-Ho Seo; Joe-Whui Kim;
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on , Volume: 1 , 25-28 May 2003
Pages:I-185 - I-188 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(333 KB\)\]](#) [IEEE CNF](#)

10 Wallace tree encoding in folding and interpolation ADCs

Pereira, P.; Fernandes, J.R.; Silva, M.M.;
Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume: 1 , 26-29 May 2002
Pages:I-509 - I-512 vol.1

[\[Abstract\]](#) [\[PDF Full-Text \(426 KB\)\]](#) [IEEE CNF](#)

11 A new concept for flash AD conversion

Leenaerts, D.M.W.;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 2 , 30 May-2 June 1999

Pages:124 - 127 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(276 KB\)\]](#) [IEEE CNF](#)

12 Programmable current source dedicated to implantable microstimulators

Voghele, J.-C.; Sawan, M.; Roy, M.; Bourret, S.;

Microelectronics, 1998. ICM '98. Proceedings of the Tenth International Conference on , 14-16 Dec. 1998

Pages:67 - 70

[\[Abstract\]](#) [\[PDF Full-Text \(348 KB\)\]](#) [IEEE CNF](#)

13 A cellular nonlinear network for digital error correction

Kananen, A.; Paasio, A.; Lindfors, S.; Halonen, K.;

Circuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on , Volume: 3 , 31 May-3 June 1998

Pages:255 - 258 vol.3

[\[Abstract\]](#) [\[PDF Full-Text \(340 KB\)\]](#) [IEEE CNF](#)

14 Pseudo C-2C ladder-based data converter technique

Lin Cong;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Vol. 48 , Issue: 10 , Oct. 2001

Pages:927 - 929

[\[Abstract\]](#) [\[PDF Full-Text \(74 KB\)\]](#) [IEEE JNL](#)

15 Digital pulse width modulator architectures

Syed, A.; Ahmed, E.; Maksimovic, D.; Alarcon, E.;

Power Electronics Specialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual , Volume: 6 , 20-25 June 2004

Pages:4689 - 4695 Vol.6

[\[Abstract\]](#) [\[PDF Full-Text \(530 KB\)\]](#) [IEEE CNF](#)

[1](#) [2](#) [Next](#)

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: The ACM Digital Library The Guide

+thermometer +code 

US Patent & Trademark Office

THE ACM DIGITAL LIBRARY

 [Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used [thermometer code](#)

Found 80 of 151,219

Sort results by relevance

 [Save results to a Binder](#)

Try an [Advanced Search](#)

Display results expanded form

 [Search Tips](#)

Try this search in [The ACM Guide](#)

 [Open results in a new window](#)

Results 1 - 20 of 80

Result page: 1 2 3 4 5 next

Relevance scale 

1 Designing large real-time systems with Ada

Kjell W. Nielsen, Ken Shumate

August 1987 **Communications of the ACM**, Volume 30 Issue 8

Full text available:  [pdf\(1.84 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

The programming language Ada encourages improved methods for the design of real-time systems.

2 BGRAF2: a real-time graphics language with modular objects and implicit dynamics

S. Bergman, A. Kaufman

July 1976 **ACM SIGGRAPH Computer Graphics , Proceedings of the 3rd annual conference on Computer graphics and interactive techniques**, Volume 10 Issue 2

Full text available:  [pdf\(121.22 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

The BGRAF2 language for interactive real-time 2D graphics was designed as a user-oriented language emphasizing ease of use rather than of implementation. Procedural statements allow straightforward computation while classlike characteristics encourage modular graphics programming. The clock and event data types facilitate creation of parallel and synchronous procedures automatically acting on structures and display files. A graphic procedure, which includes procedural, drawing and event-driven s ...

3 Analog synthesis & design methodology: Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter

J. Vandenbussche, K. Uyttenhove, E. Lauwers, M. Steyaert, G. Gielen

June 2002 **Proceedings of the 39th conference on Design automation**

Full text available:  [pdf\(993.97 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The systematic design of a high-speed, high-accuracy Nyquist-rate A/D converter is proposed. The presented design methodology covers the complete flow and is supported by software tools. A generic behavioral model is used to explore the A/D converter's specifications during high-level design and exploration. The inputs to the flow are the specifications of the A/D converter and the technology process. The result is a generated layout and the corresponding extracted behavioral model. The approach ...

Keywords: A/D converters, flash, interpolating, simulated annealing

4 Toward a real-time Ada design methodology

Norman R. Howes

December 1990 **Proceedings of the conference on TRI-ADA '90**Full text available:  pdf(1.63 MB)Additional Information: [full citation](#), [references](#), [citations](#)**5 VLSI in the nanometer era: CMOS flash analog-to-digital converter for high speed and low voltage applications**

Jincheol Yoo, Kyusun Choi, Jahan Ghaznavi

April 2003 **Proceedings of the 13th ACM Great Lakes symposium on VLSI**Full text available:  pdf(523.22 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

A CMOS flash analog-to-digital converter (ADC) designed for high speed and low voltage is presented. Using the Threshold Inverter Quantization (TIQ) comparator technique, a flash ADC can be applied to low supply voltage. A fat tree encoder that has signal delay of $O(\log_2 N)$ is used for performance. A 6-bit and an 8-bit flash ADC were designed with 0.07 μ m CMOS technology and 0.7 V power supply voltage. The 6-bit ADC operates up to 4.76 giga samples per ...

Keywords: TIQ comparator, analog-to-digital converter, fat tree encoder, flash ADC, high speed, low voltage

6 Low power converter circuits: A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach

Hui-Chin Tseng, Hsin-Hung Ou, Chi-Sheng Lin, Bin-Da Liu

August 2004 **Proceedings of the 2004 international symposium on Low power electronics and design**Full text available:  pdf(286.33 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper, a 6-bit 300-MSample/s(MS/s) flash analog-to-digital converter (ADC) with a novel complementary average-value (CAV) approach is proposed. Input signal is pre-processed and then steered to be compared with a fixed reference voltage level, which greatly simplifies the comparator design and thus power consumption is reduced. In addition, rail-to-rail input range can be achieved by the proposed CAV technique, and the offset as well as bubble errors can therefore be minimized as a result ...

Keywords: CMOS analog circuit, comparator, flash analog-to-digital converter, low power, rail-to-rail

7 Implementing constraint imperative programming languages: the Kaleidoscope'93 virtual machine

Gus Lopez, Bjorn Freeman-Benson, Alan Borning

October 1994 **ACM SIGPLAN Notices , Proceedings of the ninth annual conference on Object-oriented programming systems, language, and applications**, Volume 29 Issue 10Full text available:  pdf(1.59 MB)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Constraint Imperative Programming (CIP) languages integrate declarative constraints with imperative state and destructive assignment, yielding a powerful new programming paradigm. However, CIP languages are difficult to implement efficiently due to complex interactions between the two donor paradigms. Neither the virtual machines for classical object-oriented languages, nor those for existing constraint languages, are suitable for implementing CIP languages, as each assumes a purely impera ...

Keywords: constraint imperative programming, constraints, incremental constraint solving, virtual machines

8 Defect-oriented test methodology for complex mixed-signal circuits



F. C. M. Kuijstermans, M. Sachdev, A. P. Thijssen

March 1995 **Proceedings of the 1995 European conference on Design and Test**

Full text available: pdf(660.89 KB)



Publisher Site

Additional Information: [full citation](#), [abstract](#)

Testing of analog blocks in digital circuits is emerging as a critical factor in the success of mixed-signal ICs. The present specification-oriented testing of these blocks results in high test costs and doesn't ensure detection of all defects, causing potential reliability problems. To solve these problems, in this paper a defect-oriented test methodology for mixed analog-digital circuits is proposed. The strength of the method is demonstrated by an implementation for a complex mixed-signal cir ...

Keywords: CMOS, CMOS integrated circuits, DFT guidelines, analogue-digital conversion, complex mixed-signal circuits, defect coverage, defect-oriented test methodology, design for testability, flash analog-to-digital converter, integrated circuit testing, mixed analog-digital circuits, mixed analogue-digital integrated circuits, test costs

9 (Special session) presentation + poster discussion: university design contest: A dynamic element matching circuit for multi-bit delta-sigma modulators



Ryozo Katoh, Shin-ya Kobayashi, Takao Waho

January 2004 **Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair 2004**

Full text available: pdf(161.73 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

A 30k-gate dynamic element matching circuit for bandpass modulators with a 4-bit quantizer is designed by using 0.35- μ m CMOS technology. Second-order bandpass mismatch-shaping algorithm improves the signal-to-noise ratio by ~30dB (~5 bit). The core circuit area and the estimated operation speed were 1.44 mm² and 20 MHz, respectively.

10 Advances in analog circuit and layout synthesis: Correct-by-construction layout-centric retargeting of large analog designs



Sambuddha Bhattacharya, Nuttorn Jangkrajarn, Roy Hartono, C.-J. Richard Shi

June 2004 **Proceedings of the 41st annual conference on Design automation**

Full text available: pdf(810.00 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Aggressive design cycles in the semiconductor industry demand a design-reuse principle for analog circuits. The strong impact of layout intricacies on analog circuit performance necessitates design reuse with special focus on layout aspects. This paper presents a computer-aided design tool and the methodology for a layout-centric reuse of large analog intellectual-property blocks. From an existing layout representation, an analog circuit is retargeted to different processes and performances; the ...

Keywords: analog integrated circuit design, analog layout automation, analog synthesis and optimization, layout symmetry

11



Interconnect in communication networks: NoCIC: a spice-based interconnect planning tool emphasizing aggressive on-chip interconnect circuit methods

Vishak Venkatraman, Andrew Laffely, Jinwook Jang, Hempraveen Kukkamalla, Zhi Zhu, Wayne

Burleson

February 2004 Proceedings of the 2004 international workshop on System level interconnect prediction

Full text available:  pdf(355.87 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Performance and power of on-chip interconnects in the nanometer realm have been an increasing source of concern to designers. Network-on-Chip (NoC) structures have been proposed as a solution to achieve efficient and reliable communication. Even with the regularity of NoC structures, it is important for designers to acknowledge the physical layer interconnect issues to plan and quantify achievable performance. In this paper we present a spice-based tool: *No-CIC: Network-on-Chip Interconnect Ca ...*

Keywords: *interconnects, network-on-chip, on-chip, signaling, spice-based*

12 Engineering component-based net-centric systems for embedded applications 

Jens H. Jahnke

September 2001 **ACM SIGSOFT Software Engineering Notes , Proceedings of the 8th European software engineering conference held jointly with 9th ACM SIGSOFT international symposium on Foundations of software engineering**, Volume 26 Issue 5

Full text available:  pdf(1.39 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The omnipresence of the Internet and the World Wide Web (Web) via phone lines, cable-TV, power lines, and wireless RF devices has created an inexpensive media for telemonitoring and remotely controlling distributed electronic appliances. The great variety of potential benefits of aggregating and connecting embedded systems over the Internet is matched by the currently unsolved problem of how to design, test, maintain, and evolve such heterogeneous, collaborative systems. Recently, component-orie ...

Keywords: *SDL, component-oriented development, embedded softare, network-centric computing*

13 Itanium processor clock design 

Utpal Desai, Simon Tam, Robert Kim, Ji Zhang, Stefan Rusu

May 2000 **Proceedings of the 2000 international symposium on Physical design**

Full text available:  pdf(117.47 KB) Additional Information: [full citation](#), [references](#)

Keywords: *IA-64, Itanium processor, clock distribution, deskew, on-die-clock-shrink*

14 Systematic Design of a 200 Ms/S 8-bit Interpolating A/D Converter 

J. Vandenbussche, E. Lauwers, K. Uyttendhove, M. Steyaert, G. Gielen

March 2002 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(1.34 MB)  Additional Information: [full citation](#), [abstract](#)
[Publisher Site](#)

The systematic design of a high-speed, high-accuracyNyquist A/D converter is proposed. The presented designmethodology covers the complete flow and is supported bysoftware tools. A generic behavioral model is used toexplore the A/D converter's specifications during high-leveldesign and exploration. The inputs are thespecifications of the A/D converter and the technologyprocess. The result is a generated layout and thecorresponding extracted behavioral model. The approachhas been applied to a rea ...

15 Language constructs and support systems for distributed computing

C. S. Ellis, J. A. Feldman, J. E. Heliotis

August 1982 Proceedings of the first ACM SIGACT-SIGOPS symposium on Principles of distributed computingFull text available:  pdf(850.82 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes programming constructs and system support functions that are intended to facilitate the programming of reliable distributed systems. The systems considered include very different kinds of computers communicating through a network. Such a heterogeneous network offers a number of advantages to designers of applications software. Different machines emphasize different capabilities and many problems naturally break down into subproblems that are best solved with specialized ...

16 Session 14: middleware support for multimedia: A pluggable service-to-service communication mechanism for home multimedia networks

Jin Nakazawa, Hideyuki Tokuda

December 2002 Proceedings of the tenth ACM international conference on MultimediaFull text available:  pdf(436.61 KB)Additional Information: [full citation](#), [abstract](#), [references](#)

This paper proposes a pluggable service-to-service (S2S) communication mechanism in a middleware for home networks, called Virtual Networked Appliance (VNA) architecture. In the architecture, service description method and the plug-gable S2S communication mechanism are separated in an orthogonal way. Through the separation, VNA architecture solved problems of home networks on which users have to operate multiple heterogeneous middleware technologies simultaneously: middleware fragmentation probl ...

17 Behavioral simulation for noise in mixed-mode sampled-data systems

Edward W. Y. Liu, Alberto L. Sangiovanni-Vincentelli

November 1992 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided designFull text available:  pdf(514.16 KB)Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)**18 The programmers' playground: a demonstration**

Kenneth J. Goldman, T. Paul McCartney, Ram Sethuraman, Bala Swaminathan

January 1995 Proceedings of the third ACM international conference on MultimediaFull text available:  htm(12.51 KB)Additional Information: [full citation](#), [references](#), [index terms](#)

Keywords: direct manipulation, distributed computing, graphical user interfaces, multimedia, reconfiguration, user interface management system

19 Transportable Applications Environment (TAE) Plus user interface designerWorkBench

Martha R. Szczur

June 1992 Proceedings of the SIGCHI conference on Human factors in computing systemsFull text available:  pdf(294.22 KB)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

TAE Plus was built at NASA's Goddard Space Flight Center to support the building of GUI

user interfaces for highly interactive applications, such as realtime processing systems and scientific analysis system. TAE Plus is designed as a productivity tool for the user interface designer. Human factor experts and user interface designers frequently do not want to have to learn the programming details of the windowing environment before they use a GUI development tool to prototype and/or develop ...

Keywords: design tools, development tools, productivity, user interface, user interface management system

20 [Is it live or is it Memorex?](#)



Tory Sawyer, Randy Anderson, Gary McCuaig

September 1986 **Proceedings of the 14th annual ACM SIGUCCS conference on User services: setting the direction**

Full text available: [pdf\(2.60 MB\)](#) Additional Information: [full citation](#), [index terms](#)

Results 1 - 20 of 80

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)